Regviz

Silicon Labs /MGM240PB32VNN /SYSCFG_NS /DMEM0PORTMAPSEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMEM0PORTMAPSEL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A120F1536GM48/SYSCFG_NS/DMEM0PORTMAPSEL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0LDMAPORTSEL 0SRWAESPORTSEL 0AHBSRWPORTSEL 0SRWECA0PORTSEL 0SRWECA1PORTSEL 0MVPAHBDATA0PORTSEL 0MVPAHBDATA1PORTSEL 0MVPAHBDATA2PORTSEL

Description

Configure DMEM0 port remap selection.

Fields

LDMAPORTSEL

LDMA portmap selection
SRWAESPORTSEL

SRWAES portmap selection
AHBSRWPORTSEL

AHBSRW portmap selection
SRWECA0PORTSEL

SRWECA0 portmap selection
SRWECA1PORTSEL

SRWECA1 portmap selection
MVPAHBDATA0PORTSEL

MVPAHBDATA0 portmap selection
MVPAHBDATA1PORTSEL

MVPAHBDATA1 portmap selection
MVPAHBDATA2PORTSEL

MVPAHBDATA2 portmap selection

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data